

Slide 6

2023年10月19日

22:01

Vерilog: Not a programming language, but a hardware description language (HDL) 用来设计.

Specify hardware in two ways { Structurally what hardware looks like,
why? } Behaviourally what hardware does { why? { choose misunderstanding
register transfer level. } nothing honest thought about }

RTL-Level design.

for each function unit, what hardware looks like,
why? ① accurately estimate how long/big of chip.

Gate-level design hardware blocks should be connected.

behavioural Functional unit. (Small piece)
what each block does, then connect

why? allow forming one module to individuals.

Experiment with different designs

Why use Verilog?

can be used as an input to { Synthesis implement hardware.

{ Simulation when hardware will do before building

Verilog Modules **NOT functions**. like a chip with wires connected (CIRCUIT).


basic construct = module. each hardware in one module

It has { declarations
 { input/output declaration.
 Internal signal declaration.
 Logic definition. { assign
 case
 module instantiation. 带参数/带方法.


Boolean Expression in Verilog.

Verilog use & , | , and ~
and or not - XOR -

e.g.
module declare
 I/O list.
module AND_GATE (a,b,c);
 input a,b;
 output c;
 assign c = a & b; assign statement.
endmodule.



module Majority (a,b,c,out);
 input a,b,c;
 output out;
 wire n1 = a & b;
 wire n2 = a & c;
 wire n3 = b & c;
 or
 assign out = (a & b) | (a & c) | (b & c);
 assign out = n1 | n2 | n3;
endmodule.



Verilog Literal Numbers

number: <size> [<signed>] <radix> value.

↓ ↓ ↓
number of bits b → binary digits.

e.g. 8'b000110

8'b10000000

0 8

h 16

e.g. $8'b000110$

$\begin{array}{r} d \\ \downarrow \\ 1 \\ 0 \\ 0 \\ 8 \\ h \\ \downarrow \\ 11 \end{array}$ myrs.

Buses:

wire [2:0] X;

3 parallel wires
each element
is single bit

3 element with indices 2 to 0.

↓ bus name.
for i or range [0:7] 8 elements 9 to 7.

- ① assign X = 8'b11100011;
- ② assign out_bus = in_bus;
- ③ access individual.

wire STATUS;

wire [15:0] Main_bus;

assign STATUS = Main_bus[15];

- ④ wire [31:0] Main_bus;
- wire [3:0] Opcode;
- assign Opcode = Main_bus[31:28]

{ wire [7:0] out_bus
wire [15:8] in_bus
assign out_bus = in_bus.

right to left
 $out_bus[7] = in_bus[8]$

{ wire [7:0] out_bus;
wire [15:0] in_bus;
assign out_bus = in_bus; out_bus[0] = in_bus[0].

(a) (b)

Verilog doesn't consider an error if use a signal without declaring. $[7] = [7]$
it will think it is a 1-bit wire

- ⑤ wire [3:0] Error_Code;
- wire [7:0] Main_Bus;
- assign Main_Bus = {4'b0000, 4'b1111};

--- = {4'b0000, Error_Code};

- ⑥ wire [15:0] X = 2'b10;
- wire [7:0] Y = {4{X}}; Y = 8'b10101010.

⑦ 2-D.

reg [3:0] data [7:0]; 8 elements 4 bit each

* if i0: data[7] = 4'b0011;

⑧ bitwise Boolean expression


each bit wire [3:0] result = A & B.

result[0] = A[0] & B[0], A[0] \rightarrow result[0]

result[1] = A[1] & B[1],

- ⑨ wire result = 1A; result = (A[0]/A[1])/...

wire result = &A;



e.g. For thermostat

$wire result = \&A;$
 e.g. For thermostat
 module Thermostat (presetTemp, currentTemp, fanOn);
 input [2:0] presetTemp, currentTemp; // 3 bits each
 output fanOn;
 assign fanOn = (currentTemp > presetTemp);
 endmodule


Define.

'define Sa 2'b00 no $\frac{1}{3}$.
 mean Sa has value 2'b00. to use, 'Sa

Conditional Operator

$<\text{cond_expr}> ? <\text{true_expr}> : <\text{false_expr}>$
 if (cond_expr is true, then value of entire expression is
 the value given by).

e.g. if in is 1, ($\text{in} ? 'Sb : 'Sa$) is 'Sb

verilog of multiplexer =  combinational logic.
 use $I1 : I2 = \text{select} ? A_0 : A_1$

Always Block.

describe behaviour.

always @ (<sensitivity-list>) begin
 sequence -- **order matters**
 end.

When sensitivity list changed, statements inside is evaluated.

list of signals, separated by , or "or" or *

NOT input parameters.

NOT Pass Value.

determines when the statements will be evaluated.

In always block, no loops.

if, case, caseX

use begin and end to group statements

signals, declared as **reg** instead of **wire**

No using assign statement.

block outputs using '=' or ' \leftarrow '

if (<condition expression>)

<statement>

1.

<statement>
 [else <statement>]

case (<selector>)

{ <label list> : <statement> }
 [default : <statement>]
 endcase

optional.

e.g. Days in Month Function

```

module DaysInMonth (month, days);
  input [3:0] month;
  output reg [4:0] days; // output reg [4:0] days;
  reg [4:0] days;

  always @ (month) begin // when month changes, output changes
    case (month)
      2: days = 5'd28;
      4, 6, 9, 11: days = 5'd30;
      default: days = 5'd31;
    endcase
  end
endmodule
  
```

e.g. Writing truth table in Verilog.

```

module Prime (in, isprime);
  input [3:0] in;
  output reg isprime;
  always @ (in) begin
    case (in)
      1, 2, 3, 5, 7, 11, 13: isprime = 1'b1;
      default: isprime = 1'b0;
    endcase
  end
endmodule
  
```

always @ (*)
 ↴ all signals in always block,

Combinational Logic Building

Verilog for 2-to-4 decoder.

```

module Dec24(a, b);
  input [1:0] a;
  output [3:0] b;
  
```

0	0000	0
1	0001	1
2	0010	1
3	0011	1
4	0100	0
5	0101	1
6	0110	0
7	0111	1
8	1000	0
9	1001	0
10	1010	0
11	1011	1
12	1100	0
13	1101	1
14	1110	0
15	1111	1

wire [3:0] b = \downarrow
 endmodule


$X \ll Y$ means shift X to left by Y bit positions

Encoder =

$a_2\ a_2\ a_1\ a_0$	$b_1\ b_0$	module Enc42(a, b);
0 0 0 1	0 0	input [3:0] a;
0 0 1 0	$b_0 = a_3 \vee a_1$	output [1:0] b;
0 1 0 0	$b_1 = a_3 \vee a_2$	assign b = {a[3]/a[2], a[3]/a[1]},
1 0 0 0		endmodule.


1 bit, 2-input one-hot select mux

Symbol:



module Mux2a(a0, a1, s, b);
 input a0, a1;
 input [1:0] s;
 output b;
 assign b = (s[0] & a0) | (s[1] & a1);
 endmodule.

2 bit, 3-input Mux



module Mux3_2(a2, a1, a0, s, b);
 input [1:0] a0, a1, a2;
 input [2:0] s;
 output [1:0] b;
 assign b = ({s[0], s[0]} & a0) |
 ({s[1], s[1]} & a1) |
 ({s[2], s[2]} & a2);
 endmodule.

always @(*) begin

case (s)

3'b001: b=a0;

3'b010: b=a1;

3'b100: b=a2;

default: b= {1'bx};
don't care.

module NAND_GATE(A, B, Z);

:

module INV_GATE(A, Z);

:

module

```
NAND_GATE VO (IN1, IN2, X);  
INV_GATE VI (X, OUT1);  
module output must be connected to "wire"
```

Named Port Association.

```
NAND_GATE VO (IN1, IN2, X);  
NAND_GATE VO (.A(IN1), .B(IN2), .Z(X));  
NAND_GATE VO (.
```

Module Parameters.

```
module < module-name > (<port list>);  
{ parameter <parameter name> [= <default value>]; }
```

例：用法) Mux3a = <module name> #(<parameter list>) <instance name> (<port list>);

n:m decoder -

```
module dec (n,m);  
parameter n=2;  
parameter m=4;  
input [n-1:0] a;  
output [m-1:0] b;  
wire [m-1:0] b=1<<a;  
endmodule  
it want 3-8 decoder:  
Dec #(3,8) U1 (a,b);
```

parameterized multiplexer (VI).

```
module Mux3a(a1,a2,a3,s,b);  
parameter k=1;  
input [k-1:0] a0,a1,a2;  
input s;  
output reg [k-1:0] b;  
always @(*) begin  
case (s)  
3'b001 : b=a0;  
3'b010 : b=a1;  
3'b100 : b=a2;  
default : b={k{1'b0}};
```

Always block Synthesis Rules - for combinational logic

Write synthesizable Verilog. if not { tools not able to create hardware error, or even no message }

Rules: (to ensure synthesizable)

① all outputs depend on current inputs (purely combinational).

{ 1. every input should in sensitivity list or use @(*)

{ 2. Every output should be assigned a value - for every possible input

if combinational loop no!



Every always block must match one of the rules.



Initial Block, not synthesizable used only for test bench

initial begin

only for simulation

order-matters, allow delay e.g. #10

initial begin
 order matters, allow delay e.g. #10
 end.

only for simulation.

time unit ModelSim: simulation.

Implementation = implementation.

e.g. module test-maj // no I/O.

reg [2:0] in; top level module

wire out;

Majority m(in[0], in[1], in[2], out);

initial begin

in = 3'b000;

repeat (8) begin

#100;

\$display ("in=%b, out=%b", in, out);

in = in + 3'b001;

end

end

endmodule

generate all 8 patterns {

module Majority(a, b, c, out);

input a, b, c;

output out;

assign out = (a & b) | (a & c) | (b & c);


endmodule

Testbench no input/output.

How to write?

① Think of waveform I want. (change state times) 0 → 1 or 1 → 0

② Write script



module AB_test;
 reg A, B;
 wire out;
 Foo DUT (A, B, out); // instantiate design.
 initial begin generate input patterns
 A=1'hA; // t.=0

```

initial begin generate input patterns
    A=1'b0; //t=0
    B=1'b0;
    #(10);
    A=1'b1; //t=10.
    #(5);
    B=1'b1; //t=15
    #(5);
    A=1'b0;
    #(20);
    B=1'b0;
    #(10);
    $stop(0); stop simulating.
end
endmodule.

```

At minimum, each line of synthesizable Verilog should be tested at least once

- ① Test one block.
- ② Test combinations of blocks.
- ③ Test what should happen does happen.
shouldn't happen doesn't happen.

Debugging

Simulation (Design) Errors

- ① Use ModelSim waveform viewer to see error
- ② Find the block of signal's driver.
- ③ check input to block in waveform viewer is correct.
- ④ If all inputs are OK, problem is the Verilog in the blocks.

If input is not ok. Trace source block.

Top Level Module

Top Level Module

specify "top level module".

vsim <top-level_name>

when starting simulation in ModelSim transcript window

In Quartus, when setting up project.

In Combinational Modules.

Sensitivity list for case statements include all inputs